


# 6A Analog PicoDLynx<sup>™</sup>: Non-Isolated DC-DC Power Modules

3Vdc -14.4Vdc input; 0.6Vdc to 5.5Vdc output; 6A Output Current



# Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment



# Description

### Features

- Compliant to RoHS II EU "Directive 2011/65/EU"
- Compatible in a Pb-free or SnPb reflow environment (Z versions)
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- DOSA based
- Wide Input voltage range (3Vdc-14.4Vdc). Ref. to Figure 41 for corresponding output range.
- Output voltage programmable from 0.6Vdc to 5.5Vdc via external resistor
- Tunable Loop<sup>™</sup> to optimize dynamic output voltage response
- Power Good signal
- Fixed switching frequency
- Output overcurrent protection (non-latching)
- Overtemperature protection
- Remote On/Off
- Ability to sink and source current
- Cost efficient open frame design
- Small size: 12.2 mm x 12.2 mm x 7.25 mm

(0.48 in x 0.48 in x 0.29 in)

- Wide operating temperature range [-40°C to 105°C (Ruggedized: -D), 85°C(Regular)]
- UL\* 60950-1, 2<sup>nd</sup> Ed. Recognized, CSA<sup>†</sup> C22.2 No. 60950-1-07 Certified, and VDE<sup>‡</sup> 0805:2001-12 (EN60950-1, 2<sup>nd</sup> Ed.) Licensed
- ISO\*\* 9001 and ISO 14001 certified manufacturing facilities

The 6A Analog PicoDLynx<sup>TM</sup> power modules are non-isolated dc-dc converters that can deliver up to 6A of output current. These modules operate over a wide range of input voltage ( $V_{IN} = 3Vdc-14.4Vdc$ ) and provide a precisely regulated output voltage from 0.6Vdc to 5.5Vdc, programmable via an external resistor. Features include remote On/Off, adjustable output voltage, over current and over temperature protection. The Tunable Loop<sup>TM</sup> feature allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

\* UL is a registered trademark of Underwriters Laboratories, Inc.

<sup>†</sup>CSA is a registered trademark of Canadian Standards Association. <sup>‡</sup>VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

\*\* ISO is a registered trademark of the International Organization of Standards





# **Absolute Maximum Ratings**

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

| Parameter                            | Device | Symbol           | Min  | Max | Unit |
|--------------------------------------|--------|------------------|------|-----|------|
| Input Voltage                        | All    | V <sub>IN</sub>  | -0.3 | 15  | Vdc  |
| Continuous                           |        |                  |      |     |      |
| Operating Ambient Temperature        | All    | TA               | -40  | 85  | °C   |
| (see Thermal Considerations section) |        |                  |      |     |      |
| Storage Temperature                  | All    | T <sub>stg</sub> | -55  | 125 | °C   |

# **Electrical Specifications**

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

| Parameter  | Device                       | Symbol                   | Min | Тур  | Max  | Unit  |
|--|------------------------------|--------------------------|-----|------|------|-------|
| Operating Input Voltage  | All                          | V <sub>IN</sub>          | 3*  | —    | 14.4 | Vdc   |
| Maximum Input Current  | All                          | l <sub>IN,max</sub>      |     |      | 5.6  | Adc   |
| (V <sub>IN</sub> =3V to 14V, $I_0=I_{0, max}$ )  |                              |                          |     |      |      |       |
| Input No Load Current  | V <sub>O,set</sub> = 0.6 Vdc | I <sub>IN,No</sub> load  |     | 25   |      | mA    |
| $(V_{IN} = 12.0Vdc, I_0 = 0, module enabled)$  | V <sub>0,set</sub> = 5Vdc    | I <sub>IN,No</sub> load  |     | 55   |      | mA    |
| Input Stand-by Current $(V_{IN} = 12.0Vdc, module disabled)$   | All                          | I <sub>IN,stand-by</sub> |     | 0.65 |      | mA    |
| Inrush Transient   | All                          | l²t                      |     |      | 1    | A²s   |
| Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1 $\mu$ H source impedance; V <sub>IN</sub> =0 to 14V, I <sub>0</sub> = I <sub>0max</sub> ; See Test Configurations) | All                          |                          |     | 23   |      | mAp-p |
| Input Ripple Rejection (120Hz)   | All                          |                          |     | -60  |      | dB    |

\*Module needs 3.3Vin for operation at full load, -40C





Measures: 0.48 x 0.48 x 0.29"

# Electrical Specifications (continued)

| Parameter  | Device                               | Symbol              | Min  | Тур  | Max  | Unit                  |
|--|--------------------------------------|---------------------|------|------|------|-----------------------|
| Output Voltage Set-point (with 0.1% tolerance for external resistor used to set output voltage)  | All                                  | V <sub>O, set</sub> | -1.0 |      | +1.0 | % V <sub>O, set</sub> |
| Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)  | All                                  | V <sub>O, set</sub> | -3.0 | _    | +3.0 | % V <sub>O, set</sub> |
| Adjustment Range (selected by an external resistor)<br>(Some output voltages may not be possible depending on the<br>input voltage – see Feature Descriptions Section)   | All                                  | Vo                  | 0.6  |      | 5.5  | Vdc                   |
| Remote Sense Range   | All                                  |                     |      |      | 0.5  | Vdc                   |
| Output Regulation (for $V_0 \ge 2.5Vdc$ )  |                                      |                     |      |      |      |                       |
| Line (V_{IN}=V_{IN, min} to V_{IN, max})   | All                                  |                     |      |      | +0.4 | % V <sub>O, set</sub> |
| Load (Io=Io, min to Io, max)   | All                                  |                     |      |      | 10   | mV                    |
| Output Regulation (for $V_0 < 2.5 Vdc$ )   |                                      |                     |      |      |      |                       |
| Line (V <sub>IN</sub> =V <sub>IN, min</sub> to V <sub>IN, max</sub> )  | All                                  |                     |      |      | 5    | mV                    |
| Load (Io=Io, min to Io, max)   | All                                  |                     |      |      | 10   | mV                    |
| Temperature (T <sub>ref</sub> =T <sub>A, min</sub> to T <sub>A, max</sub> )  | All                                  |                     |      |      | 0.4  | % V <sub>O, set</sub> |
| Output Ripple and Noise on nominal output<br>$(V_{IN}=V_{IN, nom} \text{ and } I_{0=I_{0, min}} \text{ to } I_{0, max} \text{ Co} = 0.1 \mu \text{F} // 22 \mu \text{F} \text{ ceramic}$<br>capacitors)<br>Peak-to-Peak (5Hz to 20MHz bandwidth) | All                                  |                     |      | 50   | 100  | mV <sub>pk-pk</sub>   |
| RMS (5Hz to 20MHz bandwidth)   | All                                  |                     |      | 20   | 38   | mV <sub>rms</sub>     |
| External Capacitance <sup>1</sup>  |                                      |                     |      | 20   |      |                       |
| Without the Tunable Loop™  |                                      |                     |      |      |      |                       |
| ESR≥1mΩ  | All                                  | Co, max             | 10   |      | 22   | μF                    |
| With the Tunable Loop™   | ,                                    | CO, 110X            | 10   |      |      | P1                    |
| ESR ≥0.15 mΩ   | All                                  | Co. max             | 10   |      | 1000 | μF                    |
| $ESR \ge 10 m\Omega$   | All                                  | C <sub>0, max</sub> | 10   |      | 3000 | μF                    |
| Output Current (in either sink or source mode)   | All                                  | 0                   | 0    |      | 6    | Adc                   |
| Output Current Limit Inception (Hiccup Mode)<br>(current limit does not operate in sink mode)  | All                                  | I <sub>O, lim</sub> |      | 200  |      | % I <sub>o,max</sub>  |
| Output Short-Circuit Current   | All                                  | I <sub>O, s/c</sub> |      | 0.75 |      | Arms                  |
| (V₀≤250mV) ( Hiccup Mode )   |                                      |                     |      |      |      |                       |
| Efficiency   | V <sub>0,set</sub> =<br>0.6Vdc(8Vin) | η                   |      | 79   |      | %                     |
| $V_{IN}=12Vdc, T_A=25^{\circ}C$  | $V_{0. set} = 1.2 V dc$              | η                   |      | 86   |      | %                     |
| $I_{O}=I_{O,max}$ , $V_{O}=V_{O,set}$  | $V_{0.set} = 1.8Vdc$                 | η                   |      | 89   |      | %                     |
|  | $V_{0.set} = 2.5 V dc$               | η                   |      | 91   |      | %                     |
|  | $V_{0,set} = 3.3 V dc$               | η                   |      | 93   |      | %                     |
|  | V <sub>0,set</sub> = 5.0Vdc          | η                   |      | 94   |      | %                     |
| Switching Frequency  | All                                  | f <sub>sw</sub>     | _    | 600  |      | kHz                   |

<sup>1</sup> External capacitors may require using the new Tunable Loop<sup>™</sup> feature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loop<sup>™</sup> section for details.





# **General Specifications**

| Parameter   | Device | Min | Тур         | Max | Unit    |
|---|--------|-----|-------------|-----|---------|
| Calculated MTBF (I <sub>0</sub> =0.8I <sub>0, max</sub> , T <sub>A</sub> =40°C) Telecordia Issue 2 Method 1<br>Case 3 | All    |     | 18,595,797  |     | Hours   |
| Weight  |        | _   | 1.2 (0.042) | _   | g (oz.) |

# **Feature Specifications**

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

| Parameter  | Device | Symbol           | Min  | Тур | Max                  | Unit                  |
|--|--------|------------------|------|-----|----------------------|-----------------------|
| On/Off Signal Interface  |        |                  |      |     |                      |                       |
| $(V_{IN}=V_{IN, min}$ to $V_{IN, max}$ ; open collector or equivalent,   |        |                  |      |     |                      |                       |
| Signal referenced to GND)  |        |                  |      |     |                      |                       |
| Device is with suffix "4" – Positive Logic (See Ordering Information)  |        |                  |      |     |                      |                       |
| Logic High (Module ON)   |        |                  |      |     |                      |                       |
| Input High Current   | All    | Ін               |      | _   | 1                    | mA                    |
| Input High Voltage   | All    | VIH              | 3.0  | _   | V <sub>IN,max</sub>  | V                     |
| Logic Low (Module OFF)   |        | •                | 0.0  |     | • 114,110            | ·                     |
| Input Low Current  | All    | lı.              | _    |     | 10                   | μA                    |
| Input Low Voltage  | All    | VIL              | -0.2 |     | 0.3                  | V                     |
| Device Code with no suffix – Negative Logic (See Ordering<br>Information)  |        |                  |      |     |                      |                       |
| (On/OFF pin is open collector/drain logic input with   |        |                  |      |     |                      |                       |
| external pull-up resistor; signal referenced to GND)   |        |                  |      |     |                      |                       |
| Logic High (Module OFF)  |        |                  |      |     |                      |                       |
| Input High Current   | All    | Ін               | _    | _   | 1                    | mA                    |
| Input High Voltage   | All    | VIH              | 3.0  | -   | V <sub>IN, max</sub> | Vdc                   |
| Logic Low (Module ON)  |        |                  |      |     |                      |                       |
| Input low Current  | All    | lı.              | _    | _   | 10                   | μΑ                    |
| Input Low Voltage  | All    | VIL              | -0.2 | -   | 0.4                  | Vdc                   |
| Turn-On Delay and Rise Times   |        |                  |      |     |                      |                       |
| ( $V_{IN}=V_{IN, nom}$ , $I_0=I_{0, max}$ , $V_0$ to within ±1% of steady state)   |        |                  |      |     |                      |                       |
| Case 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_{IN} = V_{IN, min}$ until $V_0 = 10\%$ of $V_{0, set}$ )                     | All    | Tdelay           | -    | 6   | _                    | msec                  |
| Case 2: Input power is applied for at least one second and<br>then the On/Off input is enabled (delay from instant at<br>which Von/Off is enabled until Vo = 10% of Vo, set) | All    | Tdelay           | _    | 5   | _                    | msec                  |
| Output voltage Rise time (time for Vo to rise from<br>10% of Vo, set to 90% of Vo, set)  | All    | Trise            | _    | 2   | _                    | msec                  |
| Output voltage overshoot ( $T_A = 25^{\circ}C$   |        |                  |      |     | 3.0                  | % V <sub>O, set</sub> |
| $V_{IN} = V_{IN, min}$ to $V_{IN, max}$ , $I_0 = I_{0, min}$ to $I_{0, max}$ )   |        |                  |      |     |                      |                       |
| With or without maximum external capacitance   |        |                  |      |     |                      |                       |
| Over Temperature Protection  | All    | T <sub>ref</sub> |      | 145 |                      | °C                    |
| (See Thermal Considerations section)   |        |                  |      |     |                      |                       |





Measures: 0.48 x 0.48 x 0.29"


# Feature Specifications (cont.)

| Parameter   | Device | Symbol | Min | Тур   | Max | Units                |
|---|--------|--------|-----|-------|-----|----------------------|
| Input Undervoltage Lockout                          |        |        |     |       |     |                      |
| Turn-on Threshold                                   | All    |        |     |       | 3.3 | Vdc                  |
| Turn-off Threshold                                  | All    |        |     | 3     |     | Vdc                  |
| Hysteresis  | All    |        |     | 0.3   |     | Vdc                  |
| PGOOD (Power Good)                                  |        |        |     |       |     |                      |
| Signal Interface Open Drain, $V_{supply} \leq 5VDC$ |        |        |     |       |     |                      |
| Overvoltage threshold for PGOOD                     |        |        |     | 112.5 |     | %V <sub>0, set</sub> |
| Undervoltage threshold for PGOOD                    |        |        |     | 87.5  |     | %V <sub>O, set</sub> |
| Pulldown resistance of PGOOD pin                    | All    |        |     | 30    |     | Ω                    |
| Sink current capability into PGOOD pin              | All    |        |     |       | 5   | mA                   |

Specifications are subject to change without notice. It is responsibility of each customer to thoroughly test each product and part number under their unique parameters and environments to ensure a product will work properly and relial







The following figures provide typical characteristics for the 6A Analog PicoDLynx™ at 0.6Vo and 25°C.







Figure 3. Typical output ripple and noise (C\_0=10 $\mu F$  ceramic,  $V_{IN}$  = 8V, I\_o = I\_{o,max}).












Figure 2. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)














The following figures provide typical characteristics for the 6A Analog PicoDLynx<sup>™</sup> at 1.2Vo and 25°C.







Figure 9. Typical output ripple and noise (Co=10 $\mu F$  ceramic,  $V_{IN}$  = 12V, Io = Io,max, ).








Figure 8. Derating Output Current versus Ambient Temperature and Airflow.




Figure 10. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout-1x47uF+3x330uF, CTune-12nF & RTune-178




Figure 12. Typical Start-up Using Input Voltage (VIN = 12V, I\_0 = I\_0,max).





The following figures provide typical characteristics for the 6A Analog PicoDLynx<sup>™</sup> at 1.8Vo and 25°C.





Figure 13. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 15. Typical output ripple and noise (C\_0=10  $\mu F$  ceramic, V  $_{IN}$  = 12V, I\_o = I\_{o,max,} ).






Figure 17. Typical Start-up Using On/Off Voltage (Io = Io,max).




AMBIENT TEMPERATURE, TA °C

Figure 14. Derating Output Current versus Ambient Temperature and Airflow.



#### TIME, t (20µs /div)







Figure 18. Typical Start-up Using Input Voltage (V $_{\rm IN}$  = 12V,  $I_{\rm o}$  = I\_{\rm o,max}).







The following figures provide typical characteristics for the 6A Analog PicoDLynx<sup>™</sup> at 2.5Vo and 25°C.

Figure 19. Converter Efficiency versus Output Current.




Figure 21. Typical output ripple and noise (C\_0=10  $\mu F$  ceramic, V  $_{\rm IN}$  = 12V, I\_0 = I\_{0,max} ).




Figure 23. Typical Start-up Using On/Off Voltage (Io = Io,max).





Figure 20. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 22. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout-3x47uF, CTune-3300pF & RTune-178




Figure 24. Typical Start-up Using Input Voltage (VIN = 12V, I\_o = I\_{o,max}).





The following figures provide typical characteristics for the 6A Analog PicoDLynx<sup>™</sup> at 3.3Vo and 25°C.





Figure 25. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 27. Typical output ripple and noise (C\_0=10  $\mu F$  ceramic, V  $_{\rm IN}$  = 12V, I\_o = I\_{0,max} ).




Figure 29. Typical Start-up Using On/Off Voltage ( $I_0 = I_{0,max}$ ).






Figure 26. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)






Figure 30. Typical Start-up Using Input Voltage (VIN = 12V, I\_o = I\_{o,max}).





The following figures provide typical characteristics for the 6A Analog PicoDLynx<sup>™</sup> at 5Vo and 25°C.




Figure 31. Converter Efficiency versus Output Current.





Figure 33. Typical output ripple and noise (C\_0=10µF ceramic,  $V_{\rm IN}$  = 12V,  $I_0$  =  $I_{0,max_{\rm i}}$  ).










Figure 32. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)






Figure 36. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io,max).



# **Design Considerations**

#### **Input Filtering**

The 6A Analog PicoDLynx<sup>™</sup> module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 37 shows the input ripple voltage for various output voltages at 6A of load current with 1x22  $\mu$ F or 2x22 $\mu$ F ceramic capacitors and an input of 12V.




Figure 37. Input ripple voltage for various output voltages with 1x22  $\mu F$  or 2x22  $\mu F$  ceramic capacitors at the input (6A load). Input voltage is 12V.

#### **Output Filtering**

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1  $\mu F$  ceramic and 10  $\mu F$  ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 38 provides output ripple information for different external capacitance values at various Vo and a full load current of 6A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loop™ feature described later in this data sheet




Figure 38. Output ripple voltage for various output voltages with external 1x10uF, 1x22uF, 1x47uF and 2x47uF ceramic capacitors at the output (6A load). Input voltage is 12V.

# **Safety Considerations**

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL 60950-1 2nd, CSA C22.2 No. 60950-1-07, DIN EN 60950-1:2006 + A11 (VDE0805 Teil 1 + A11):2009-11; EN 60950-1:2006 + A11:2009-03.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a fastacting fuse with a maximum rating of 10 A, 125Vdc in the positive input lead.




### **Feature Descriptions**

#### Remote On/Off

The 6A Analog PicoDLynx<sup>™</sup> power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" - see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor Q2 is in the OFF state, Q3 is ON, Q4 is OFF and the internal PWM Enable signal is pulled high and the module is ON. When transistor Q2 is turned ON, Q3 is OFF, Q4 turns ON pulling the ENABLE pin low and the module is OFF. A suggested value for  $R_{pullup}$  is  $20k\Omega$ .



# Figure 39. Circuit configuration for using positive On/Off logic.

For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. The On/Off pin should be pulled high with an external pull-up resistor (suggested value for the 3V to 14.4V input range is 20Kohms). When transistor Q1 is in the OFF state, the On/Off pin is pulled high, internal transistor Q4 is turned ON and the module is OFF. To turn the module ON, Q1 is turned ON pulling the On/Off pin low, turning transistor Q4 OFF resulting in the PWM Enable pin going high and the module turning ON.




Figure 40. Circuit configuration for using negative On/Off logic.

#### **Monotonic Start-up and Shutdown**

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

#### Startup into Pre-biased Output

The modules can start into a prebiased output as long as the prebias voltage is 0.5V less than the set output voltage.

#### **Output Voltage Programming**

The output voltage of the module is programmable to any voltage from 0.6dc to 5.5Vdc by connecting a resistor between the Trim and GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 41. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 13V. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be larger than the minimum of 3V.




Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.




Figure 42. Circuit configuration for programming output voltage using an external resistor.





Without an external resistor between Trim and GND pins, the output of the module will be 0.6Vdc. To calculate the value of the trim resistor, *Rtrim* for a desired output voltage, should be as per the following equation:

$$Rtrim = \left[\frac{12}{(Vo - 0.6)}\right] k\Omega$$

Rtrim is the external resistor in  $k\Omega$ 

Vo is the desired output voltage.

Table 1

| Vo, set (V) | Rtrim (KΩ) |
|-------------|------------|
| 0.6         | Open       |
| 0.9         | 40         |
| 1.0         | 30         |
| 1.2         | 20         |
| 1.5         | 13.33      |
| 1.8         | 10         |
| 2.5         | 6.316      |
| 3.3         | 4.444      |
| 5.0         | 2.727      |

#### **Remote Sense**

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage at the SENSE pin. The voltage between the SENSE pin and VOUT pin should not exceed 0.5V.

#### Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, R<sub>margin-up</sub>, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, R<sub>margin-down</sub>, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at www.lineagepower.com under the Downloads section, also calculates the values of R<sub>margin-up</sub> and R<sub>margin-down</sub> for a specific output voltage and % margin. Please consult your local GE technical representative for additional details.




Figure 43. Circuit Configuration for margining Output voltage.

#### **Overcurrent Protection**

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

#### **Overtemperature Protection**

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shutdown if the overtemperature threshold of 145°C(typ) is exceeded at the thermal reference point  $T_{ref}$ . Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

#### Input Undervoltage Lockout


At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

#### **Power Good**

The module provides a Power Good (PGOOD) signal that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal will be de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going  $\pm 10\%$  outside the setpoint value. The PGOOD terminal can be connected through a pullup resistor (suggested value 100K $\Omega$ ) to a source of 5VDC or lower.

#### **Dual Layout**

Identical dimensions and pin layout of Analog and Digital PicoDLynx modules permit migration from one to the other without needing to change the layout. To support this, 2 separate Trim Resistor locations have to be provided in the layout. For the digital modules, the resistor is connected between the TRIM pad and SGND and in the case of the analog module it is connected between TRIM and GND



 ${\it Caution}$  – Do not connect SIG\_GND to GND elsewhere in the layout

Figure 44. Layout to support either Analog or Digital PicoDLynx on the same pad.






### Tunable Loop™

The 6A PicoDLynx<sup>™</sup> modules have a feature that optimizes transient response of the module called Tunable Loop<sup>™</sup>.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable Loop<sup>™</sup> allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable Loop<sup>™</sup> is implemented by connecting a series R-C between the SENSE and TRIM pins of the module, as shown in Fig. 45. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.



# Figure. 45. Circuit diagram showing connection of $R_{TUME}$ and $C_{TUNE}$ to tune the control loop of the module.

Recommended values of  $R_{TUNE}$  and  $C_{TUNE}$  for different output capacitor combinations are given in Tables 2 and 3. Table 2 shows the recommended values of  $R_{TUNE}$  and  $C_{TUNE}$  for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting  $R_{TUNE}$  and  $C_{TUNE}$  according to Table 2 will ensure stable operation of the module.

In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of  $R_{TUNE}$  and  $C_{TUNE}$  in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 3A to 6A step change (50% of full load), with an input voltage of 12V.

Please contact your GE technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values or input voltages other than 12V. Table 2. General recommended values of of  $R_{\text{TUNE}}$  and  $C_{\text{TUNE}}$  for Vin=12V and various external ceramic capacitor combinations.

| Co    | 1x47µF | 2x47μF | 4x47μF | 6x47μF | 10x47µF |
|-------|--------|--------|--------|--------|---------|
| RTUNE | 330    | 270    | 220    | 180    | 180     |
| CTUNE | 680pF  | 1800pF | 3300pF | 4700pF | 5600pF  |

Table 3. Recommended values of  $R_{\text{TUNE}}$  and  $C_{\text{TUNE}}$  to obtain transient deviation of 2% of Vout for a 3A step load with Vin=12V.

| Vo    | 5V     | 3.3V   | 2.5V   | 1.8V               | 1.2V               | 0.6V               |
|-------|--------|--------|--------|--------------------|--------------------|--------------------|
| Co    | 2x47µF | 3x47µF | 3x47μF | 1x330µF<br>Polymer | 2x330µF<br>Polymer | 4x330µF<br>Polymer |
| RTUNE | 270    | 180    | 180    | 180                | 180                | 180                |
| CTUNE | 2200pF | 3300pF | 3300pF | 4700pF             | 12nF               | 33nF               |
| ΔV    | 76mV   | 48mV   | 47mV   | 33mV               | 18mV               | 10mV               |

Note: The capacitors used in the Tunable Loop tables are 47  $\mu$ F/3 m $\Omega$  ESR ceramic and 330  $\mu$ F/12 m $\Omega$  ESR polymer capacitors.







### **Thermal Considerations**

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 46. The preferred airflow direction for the module is in Figure 47.




Figure 46. Thermal Test Setup.

The thermal reference points,  $T_{ref}$  used in the specifications are also shown in Figure 47. For reliable operation the temperatures at these points should not exceed 120°C. The output power of the module should not exceed the rated power of the module (Vo,set x Io,max).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 47. Preferred airflow direction and location of hot-spot of the module (Tref).





# **Shock and Vibration**

The ruggedized (-D version) of the modules are designed to withstand elevated levels of shock and vibration to be able to operate in harsh environments. The ruggedized modules have been successfully tested to the following conditions:

#### Non operating random vibration:

Random vibration tests conducted at 25C, 10 to 2000Hz, for 30 minutes each level, starting from 30Grms (Z axis) and up to 50Grms (Z axis). The units were then subjected to two more tests of 50Grms at 30 minutes each for a total of 90 minutes.

#### Operating shock to 40G per Mil Std. 810F, Method 516.4 Procedure I:

The modules were tested in opposing directions along each of three orthogonal axes, with waveform and amplitude of the shock impulse characteristics as follows:

All shocks were half sine pulses, 11 milliseconds (ms) in duration in all 3 axes.

Units were tested to the Functional Shock Test of MIL-STD-810, Method 516.4, Procedure I - Figure 516.4-4. A shock magnitude of 40G was utilized. The operational units were subjected to three shocks in each direction along three axes for a total of eighteen shocks.

#### Operating vibration per Mil Std 810F, Method 514.5 Procedure I:

The ruggedized (-D version) modules are designed and tested to vibration levels as outlined in MIL-STD-810F, Method 514.5, and Procedure 1, using the Power Spectral Density (PSD) profiles as shown in Table 1 and Table 2 for all axes. Full compliance with performance specifications was required during the performance test. No damage was allowed to the module and full compliance to performance specifications was required when the endurance environment was removed. The module was tested per MIL-STD-810, Method 514.5, Procedure I, for functional (performance) and endurance random vibration using the performance and endurance levels shown in Table 4 and Table 5 for all axes. The performance test has been split, with one half accomplished before the endurance test and one half after the endurance test (in each axis). The duration of the performance test was at least 16 minutes total per axis and at least 120 minutes total per axis for the endurance test. The endurance test period was 2 hours minimum per axis.

|                   |                      | chormance vibra | aon quanneation      | I All AAC3     |                      |
|-------------------|----------------------|-----------------|----------------------|----------------|----------------------|
| Frequency<br>(Hz) | PSD Level<br>(G2/Hz) | Frequency (Hz)  | PSD Level<br>(G2/Hz) | Frequency (Hz) | PSD Level<br>(G2/Hz) |
| 10                | 1.14E-03             | 170             | 2.54E-03             | 690            | 1.03E-03             |
| 30                | 5.96E-03             | 230             | 3.70E-03             | 800            | 7.29E-03             |
| 40                | 9.53E-04             | 290             | 7.99E-04             | 890            | 1.00E-03             |
| 50                | 2.08E-03             | 340             | 1.12E-02             | 1070           | 2.67E-03             |
| 90                | 2.08E-03             | 370             | 1.12E-02             | 1240           | 1.08E-03             |
| 110               | 7.05E-04             | 430             | 8.84E-04             | 1550           | 2.54E-03             |
| 130               | 5.00E-03             | 490             | 1.54E-03             | 1780           | 2.88E-03             |
| 140               | 8.20E-04             | 560             | 5.62E-04             | 2000           | 5.62E-04             |

#### Table 4: Performance Vibration Qualification - All Axes

#### Table 5: Endurance Vibration Qualification - All Axes

| Frequency (Hz) | PSD Level<br>(G2/Hz) | Frequency (Hz) | PSD Level<br>(G2/Hz) | Frequency (Hz) | PSD Level<br>(G2/Hz) |
|----------------|----------------------|----------------|----------------------|----------------|----------------------|
| 10             | 0.00803              | 170            | 0.01795              | 690            | 0.00727              |
| 30             | 0.04216              | 230            | 0.02616              | 800            | 0.05155              |
| 40             | 0.00674              | 290            | 0.00565              | 890            | 0.00709              |
| 50             | 0.01468              | 340            | 0.07901              | 1070           | 0.01887              |
| 90             | 0.01468              | 370            | 0.07901              | 1240           | 0.00764              |
| 110            | 0.00498              | 430            | 0.00625              | 1550           | 0.01795              |
| 130            | 0.03536              | 490            | 0.01086              | 1780           | 0.02035              |
| 140            | 0.0058               | 560            | 0.00398              | 2000           | 0.00398              |






# **Example Application Circuit**

### Requirements:

| Vin:        | 12V   |
|-------------|---|
| Vout:       | 1.8V  |
| lout:       | 4.5A max., worst case load transient is from 3.0A to 4.5A |
| ∆Vout:      | 1.5% of Vout (27mV) for worst case load transient         |
| Vin, ripple | 1.5% of Vin (180mV, p-p)                                  |



| CI1   | Decoupling cap - 1x0.047µF/16V ceramic capacitor (e.g. Murata LLL185R71C473MA01)                 |
|-------|--|
| CI2   | 1x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)                                     |
| CI3   | 47µF/16V bulk electrolytic   |
| CO1   | Decoupling cap - 1x0.047 $\mu$ F/16V ceramic capacitor (e.g. Murata LLL185R71C473MA01)           |
| CO2   | $1 \times 47 \mu$ F/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)                       |
| CO3   | 1 x 330μF/6.3V Polymer (e.g. Sanyo Poscap)   |
| CTune | 2200pF ceramic capacitor (can be 1206, 0805 or 0603 size)  |
| RTune | 178 ohms SMT resistor (can be 1206, 0805 or 0603 size)   |
| RTrim | $10 \text{k}\Omega$ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%) |






### **Mechanical Outline**

Dimensions are in millimeters and (inches).

Tolerances: x.x mm  $\pm$  0.5 mm (x.xx in.  $\pm$  0.02 in.) [unless otherwise indicated]


x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)




TOP VIEW



- A -





| PIN | FUNCTION    | PIN      | FUNCTION |  |  |
|-----|-------------|----------|----------|--|--|
| 1   | ON/OFF      | 10       | PGOOD    |  |  |
| 2   | VIN         | VIN 11 N |          |  |  |
| 3   | GND         | 12       | NC       |  |  |
| 4   | VOUT        | 13       | NC       |  |  |
| 5   | VS+ (SENSE) | 14       | NC       |  |  |
| 6   | TRIM        | 15       | NC       |  |  |
| 7   | GND         | 16       | NC       |  |  |
| 8   | NC          | 17       | NC       |  |  |
| 9   | NC          |          |          |  |  |

Bottom View

where are seen in orrange minor nerver, is to redevisionly or each opportunit to storedard for each broads and bart number much men and/a barancers and environments.








### **Recommended Pad Layout**

Dimensions are in millimeters and (inches).

Tolerances: x.x mm  $\pm$  0.5 mm (x.xx in.  $\pm$  0.02 in.) [unless otherwise indicated]

x.xx mm  $\pm$  0.25 mm (x.xxx in  $\pm$  0.010 in.)



RECOMMENDED FOOTPRINT -THROUGH THE BOARD-

| PIN | FUNCTION    | PIN | FUNCTION |
|-----|-------------|-----|----------|
| 1   | ON/OFF      | 10  | PGOOD    |
| 2   | VIN         | 11  | NC       |
| 3   | GND         | 12  | NC       |
| 4   | VOUT        | 13  | NC       |
| 5   | VS+ (SENSE) | 14  | NC       |
| 6   | TRIM        | 15  | NC       |
| 7   | GND         | 16  | NC       |
| 8   | NC          | 17  | NC       |
| 9   | NC          |     |          |

Specifications are subject to change without notice. It is responsibility of each customer to thoroughly test each product and part number under their unique parameters and environments to ensure a product will work proper








# **Packaging Details**

The 12V Analog PicoDLynx<sup>™</sup> 6A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel.

All Dimensions are in millimeters and (in inches).



Click below for more details, to buy on-line or request volume pricing: http://power.sager.com/ge-energy-PVX006A0X-dc-dc-converter.html



# **Surface Mount Information**

#### Pick and Place

The 12VAnalog PicoDLynx<sup>™</sup> 6A modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

#### **Nozzle Recommendations**

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

#### **Bottom Side / First Side Assembly**

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

#### Lead Free Soldering

The 12VAnalog PicoDLynx<sup>™</sup> 6A modules are lead-free (Pbfree) and RoHS compliant and

are both forward and backward compatible in a Pb-free and a SnPb soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

#### **Pb-free Reflow Profile**

Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 5-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). For questions regarding LGA, solder volume; please contact GE for special manufacturing process instructions.

The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 48. Soldering outside of the recommended profile requires testing to verify results and performance.

It is recommended that the pad layout include a test pad where the output pin is in the ground plane. The thermocouple should be attached to this test pad since this will be the coolest solder joints. The temperature of this point should be: Maximum peak temperature is 260 C. Minimum temperature is 235 C.

Dwell time above 217 C: 60 seconds minimum Dwell time above 235 C: 5 to 15 second

#### **MSL Rating**

The 12VAnalog PicoDLynx<sup>TM</sup> 6A modules have a MSL rating of 2a.

#### **Storage and Handling**

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. B (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of  $\leq$  30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions:  $< 40^{\circ}$  C, < 90% relative humidity.




Figure 48. Recommended linear reflow profile using Sn/Ag/Cu solder.

#### Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to *Board Mounted Power Modules: Soldering and Cleaning* Application Note (AN04-001).





# **Ordering Information**

Please contact your GE Sales Representative for pricing, availability and optional features.

#### Table 6. Device Codes

| Device Code     | Input<br>Voltage Range | Output<br>Voltage | Output<br>Current | On/Off<br>Logic | Sequencing | Comcodes     |
|-----------------|------------------------|-------------------|-------------------|-----------------|------------|--------------|
| PVX006A0X3-SRZ  | 3 – 14.4Vdc            | 0.6 – 5.5Vdc      | 6A                | Negative        | No         | CC109159620  |
| PVX006A0X3-SRDZ | 3 – 14.4Vdc            | 0.6 – 5.5Vdc      | 6A                | Negative        | No         | 150021815    |
| PVX006A0X43-SRZ | 3 – 14.4Vdc            | 0.6 – 5.5Vdc      | 6A                | Positive        | No         | CC109159637* |

-Z refers to RoHS compliant parts

\*Please contact GE for more information

### Table 7. Coding Scheme

| Package<br>Identifier                 | Family  | Sequencing<br>Option                             | Output<br>current | Output<br>voltage              | On/Off<br>logic                              | Remote<br>Sense        | Options  |   | ROHS Compliance |
|---------------------------------------|---|--|-------------------|--------------------------------|--|------------------------|--|---|-----------------|
| Р                                     | v   | х  | 006A0             | х                              | 4  | 3                      | -SR  | -D  | Z               |
| P=Pico<br>U=Micro<br>M=Mega<br>G=Giga | D=Dlynx<br>Digital<br>V =<br>DLynx<br>Analog. | T=with EZ<br>Sequence<br>X=without<br>sequencing | 6A                | X =<br>programm<br>able output | 4 =<br>positive<br>No entry<br>=<br>negative | 3 =<br>Remote<br>Sense | S =<br>Surface<br>Mount<br>R =<br>Tape &<br>Reel | D = 105°C<br>operating<br>ambient,<br>40G<br>operating<br>shock as<br>per MIL Std<br>810F | Z = ROHS6       |

Specifications are subject to change without house. It is responsibility or each customer to introughly test each product and part number under their unique parameters and environments to ensure a product with work

